Multi-Processor System-on-Chip 2. Liliana Andrade

1378–1380.

      Amdahl, G.M. (2013). Computer architecture and Amdahl’s law. Computer, 46(12), 38–46.

      Arikan, E. (2009). Channel polarization: A method for constructing capacity-achieving codes for symmetric binary-input memoryless channels. IEEE Transactions on Information Theory, 55(7), 3051–3073.

      Berrou, C., Glavieux, A., and Thitimajshima, P. (1993). Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1. Proceedings of ICC ‘93 - IEEE International Conference on Communications, vol. 2, 1064–1070.

      EPIC (2020). Enabling Practical Wireless Tb/s Communications with Next Generation Channel Coding [Online]. Available at: https://epic-h2020.eu/results.

      Fettweis, G.P. and Matus, E. (2017). Scalable 5G MPSoC architecture. 2017 51st Asilomar Conference on Signals, Systems, and Computers, 613–618.

      Gallager, R. (1962). Low-density parity-check codes. IRE Transactions on Information Theory, 8(1), 21–28.

      Ghanaatian, R., Balatsoukas-Stimming, A., Müller, T.C., Meidlinger, M., Matz, G., Teman, A., and Burg, A. (2018). A 588-Gb/s LDPC decoder based on finite-alphabet message passing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 26(2), 329–340.

      Giard, P., Sarkis, G., Thibeault, C., and Gross, W.J. (2015). 237 Gbit/s unrolled hardware polar decoder. Electronics Letters, 51(10), 762–763.

      Horowitz, M. (2014). Computing’s Energy Problem: (and what we can do about it). Keynote in 2014 IEEE International Solid-State Circuits Conference. [Online]. Available at: http://eecs.oregonstate.edu/research/vlsi/teaching/ECE471_WIN15/mark_horowitz_ISSCC_2014.pdf

      Ilnseher, T., Kienle, F., Weis, C., and Wehn, N. (2012). A 2.15GBit/s turbo code decoder for LTE advanced base station applications. 2012 7th International Symposium on Turbo Codes and Iterative Information Processing (ISTC), 21–25.

      Kestel, C., Herrmann, M., and Wehn, N. (2018a). When channel coding hits the implementation wall. 2018 IEEE 10th International Symposium on Turbo Codes Iterative Information Processing (ISTC), 1–6.

      Kestel, C., Weithoffer, S., and Wehn, N. (2018b). Polar code decoder exploration framework. Advances in Radio Science, 16, 43–50.

      Kienle, F., Wehn, N., and Meyr, H. (2011). On complexity, energy-and implementation-efficiency of channel decoders. IEEE Transactions on Communications, 59(12), 3301–3310.

      Lehnigk-Emden, T., Alles, M., Kestel, C., and Wehn, N. (2019). Polar code decoder framework. 2019 Design, Automation Test in Europe Conference Exhibition (DATE), 1208–1209.

      MacKay, D.J.C. and Neal, R.M. (1997). Near Shannon limit performance of low density parity check codes. Electronics Letters, 33(6), 457–458.

      Moore, G.E. (1965). Cramming more components onto integrated circuits. Electronics, 114–117.

      Muller, S., Schreger, M., Kabutz, M., Alles, M., Kienle, F., and Wehn, N. (2009). A novel LDPC decoder for DVB-S2 IP. 2009 Design, Automation Test in Europe Conference Exhibition, 1308–1313.

      Sarkis, G., Giard, P., Vardy, A., Thibeault, C., and Gross, W.J. (2014). Fast polar decoders: Algorithm and implementation. IEEE Journal on Selected Areas in Communications, 32(5), 946–957.

      Schläfer, P., Wehn, N., Alles, M., and Lehnigk-Emden, T. (2013). A new dimension of parallelism in ultra high throughput LDPC decoding. SiPS 2013 Proceedings, 153–158.

      Scholl, S., Weithoffer, S., and Wehn, N. (2016). Advanced iterative channel coding schemes: When Shannon meets Moore. 2016 9th International Symposium on Turbo Codes and Iterative Information Processing (ISTC), IEEE, Brest, France, 406–411.

      Shannon, C.E. (1948). A mathematical theory of communication. The Bell System Technical Journal, 27(4), 623–656.

      Shockley, W. (1949). The theory of p–n junctions in semiconductors and p–n junction transistors. The Bell System Technical Journal, 28, 435–489.

      Thul, M.J., Gilbert, F., Vogt, T., Kreiselmaier, G., and Wehn, N. (2005). A scalable system architecture for high-throughput turbo-decoders. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology, vol. 39, 152–158.

      Vogt, T. and Wehn, N. (2008). A reconfigurable ASIP for convolutional and turbo decoding in an SDR environment. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(10), 1309–1320.

      Weithoffer, S., Nour, C., Wehn, N., Douillard, C., and Berrou, C. (2018). 25 years of turbo codes: From Mb/s to beyond 100 Gb/s. International Symposium on Turbo Codes & Iterative Information Processing (ISTC), December, Hong Kong, China.

      1 For a color version of all figures in this book, see www.iste.co.uk/andrade/multi2.zip.

PART 2 Application-specific MPSoC Architectures